

Fig. 2

Microprocessor

- 100





Fig. 3

Architected Register File, Early Register File,

Architected EFLAGS, Early EFLAGS

/134 ARF	/136 ERF	/21	8 ERF valid indicators
EAX	EAX	٧	
EBX	EBX	٧	
ECX	ECX	٧	
EDX	EDX	٧	
EBP	EBP	٧	
ESI	ESI	٧	
EDI	EDI	٧	
ESP	ESP	٧	



+-

Fig. 4A

Early Result and Flag Operation





Fig. 4B


Early Result and Flag Operation (cont'd)



+

Fig. 5

Early Flag Restore Operation







Fig. 6


Early Branch Correction



+

Fig. 7

Late Branch Correction



+